JVC


SERVICE MANUAL

AUDIO/VIDEO CONTROL RECEIVER

RX-8012VSL RX-8010VBK

AV COMPU LINK







lviodei	Color
RX-8012VSL	Silver
RX-8010VBK	Black

Contents

84 - - - 1

Safety precautions	1-2
Disassembly method	1-3
Adjustment method	1-9
Self-diagnose function	1-10
Description of major ICs	1-12~28


Safety Precautions

- 1. This design of this product contains special hardware and many circuits and components specially for safety purposes. For continued protection, no changes should be made to the original design unless authorized in writing by the manufacturer. Replacement parts must be identical to those used in the original circuits. Services should be performed by qualified personnel only.
- 2. Alterations of the design or circuitry of the product should not be made. Any design alterations of the product should not be made. Any design alterations or additions will void the manufacturer's warranty and will further relieve the manufacture of responsibility for personal injury or property damage resulting therefrom.
- 3. Many electrical and mechanical parts in the products have special safety-related characteristics. These characteristics are often not evident from visual inspection nor can the protection afforded by them necessarily be obtained by using replacement components rated for higher voltage, wattage, etc. Replacement parts which have these special safety characteristics are identified in the Parts List of Service Manual. Electrical components having such features are identified by shading on the schematics and by (1) on the Parts List in the Service Manual. The use of a substitute replacement which does not have the same safety characteristics as the recommended replacement parts shown in the Parts List of Service Manual may create shock, fire, or other hazards.
- 4. The leads in the products are routed and dressed with ties, clamps, tubings, barriers and the like to be separated from live parts, high temperature parts, moving parts and/or sharp edges for the prevention of electric shock and fire hazard. When service is required, the original lead routing and dress should be observed, and it should be confirmed that they have been returned to normal, after re-assembling.
- 5. Leakage current check (Electrical shock hazard testing)
 After re-assembling the product, always perform an isolation check on the exposed metal parts of the product (antenna terminals, knobs, metal cabinet, screw heads, headphone jack, control shafts, etc.) to be sure the product is safe to operate without danger of electrical shock.
 Do not use a line isolation transformer during this check.
 - Plug the AC line cord directly into the AC outlet. Using a "Leakage Current Tester", measure the leakage current from each exposed metal parts of the cabinet, particularly any exposed metal part having a return path to the chassis, to a known good earth ground. Any leakage current must not exceed 0.5mA AC (r.m.s.).
 - Alternate check method

Plug the AC line cord directly into the AC outlet. Use an AC voltmeter having, 1,000 ohms per volt or more sensitivity in the following manner. Connect a 1,500 Ω 10W resistor paralleled by a 0.15 μ F AC-type capacitor between an exposed metal part and a known good earth ground.

Measure the AC voltage across the resistor with the AC voltmeter.

Move the resistor connection to each exposed metal part, particularly any exposed metal part having a return path to the chassis, and measure the AC voltage across the resistor. Now, reverse the plug in the AC outlet and repeat each measurement. Voltage measured any must not exceed 0.75 V AC (r.m.s.). This corresponds to 0.5 mA AC (r.m.s.).



Warning

- 1. This equipment has been designed and manufactured to meet international safety standards.
- 2. It is the legal responsibility of the repairer to ensure that these safety standards are maintained.
- 3. Repairs must be made in accordance with the relevant safety standards.
- 4. It is essential that safety critical components are replaced by approved parts.
- 5. If mains voltage selector is provided, check setting for local voltage.

A CAUTION -

Burrs formed during molding may be left over on some parts of the chassis. Therefore, pay attention to such burrs in the case of preforming repair of this system.

In regard with component parts appearing on the silk-screen printed side (parts side) of the PWB diagrams, the parts that are printed over with black such as the resistor (\longrightarrow), diode (\longrightarrow) and ICP (\bigcirc) or identified by the $^{"}\!\underline{\Lambda}"$ mark nearby are critical for safety.

When replacing them, be sure to use the parts of the same type and rating as specified by the manufacturer. (Except the J&C version)

Disassembly method

■ Removing the top cover (See Fig.1)

- 1. Remove the four screws **A** attaching the top cover on both sides of the body.
- 2. Remove the three screws **B** on the back of the body.
- 3. Remove the top cover from behind in the direction of the arrow while pulling both sides outward.

■ Removing the front panel assembly (See Fig.2 to 3)

- Prior to performing the following procedure, remove the top cover.
- 1. Disconnect the card wire from connector CN400 on the audio board and CN402 on the power supply board in the front panel assembly.
- 2. Cut off the tie band fixing the harness.
- 3. Remove the three screws **C** attaching the front panel assembly.
- 4. Remove the four screws **D** attaching the front panel assembly on the bottom of the body. Detach the front panel assembly toward the front.

■ Removing the voltage selector

(See Fig.4)

- Prior to performing the following procedure, remove the top cover.
- 1. Remove the power cord stopper from the rear panel by moving it in the direction of the arrow.
- 2. Remove the two screws \mathbf{F}' attaching the rear panel on the back of the body.

■ Removing the rear panel (See Fig.4)

- Prior to performing the following procedure, remove the top cover.
- 1. Remove the power cord stopper from the rear panel by moving it in the direction of the arrow.
- 2. Remove the thirty four screws **E** attaching the each boards to the rear panel on the back of the body.
- 3. Remove the three screws **F** attaching the rear panel on the back of the body.




Fig.2






Fig.3





■ Removing each board connected to the rear side of the audio board


(See Fig.5 to 11)


- Prior to performing the following procedure, remove the top cover and the rear panel.
- 1. Cut off the tie band fixing the harness.
- 2. Disconnect the connect CN501, CN243, CN205, CN381, CN361 on the DVD board.
- 3. Disconnect the harness from connector CN721, CN722 and CN723.
- 4. Disconnect the tuner board and audio input board from connector CN101 and CN301 on the audio board.
- 5. Disconnect the video audio board and video board from connector CN303 and CN201 on the audio board.
- Disconnect the S video board from connector CN241 on the audio board.
- 7. Disconnect the DSP board from connector CN601 on the audio board.
- 8. Pull out the plastic pin which prevents from coming



















■ Removing the audio board (See Fig.12 to 13)


- Prior to performing the following procedure, remove the top cover and the tuner board, audio input board, video audio board, video board, S-video board, DVD board and the rear panel.
- Disconnect the harness from connector CN813 and CN814 on the main board.
- 2. Disconnect the card wire from connector CN931 and CN932 on the audio board.
- 3. Cut off the tie band fixing the harness.
- 4. Disconnect the relay board from the audio board and the power supply board. (CN71,CN81)
- Disconnect the card wire from connector CN831 on the main board.
- 6. Remove the three screws **G** attaching the audio board.
- 7. Remove the screw **H** attaching the audio board .





■ Removing the main board (See Fig.14)

- Prior to performing the following procedure, remove the top cover, the rear panel and audio board.
- 1. Cut off the tie band fixing the harness.
- 2. Disconnect the harness from connector CN811 on the power supply board respectively.
- 3. Disconnect the harness from connector CN881 on the main board.
- 4. Remove the four screws **I** and the four screws **J** attaching the main board.



- Remove the ten screws K and four screws L attaching the heat sink.
- 2. Remove the two screws L' attaching the heat sink from the rear side of main board.




Fig.14





Fig.15



■Removing the voltage select board (See Fig.17)

- Prior to performing the following procedures, remove the top cover and the rear panel.
- 1. Cut off the tie band fixing the harness.
- Unsolder the six harnesses connected to the power transformer.




Fig.17

■ Removing the power transformer

(See Fig.18)


- Prior to performing the following procedures, remove the top cover.
- Unsolder the two harnesses connected to the power transformer.
- 2. Disconnect the harness from connector CN55 and CN56 on the power transformer board.
- 3. Remove the four screws \mathbf{M} attaching the power transformer.


■ Removing the power / fuse board (See Fig.18)


- Prior to performing the following procedure, remove the top cover and the rear panel.
- 1. Remove the screw ${\bf N}$ attaching the power / fuse board.
- 2. Unsolder the power cord and other harnesses connected to the power / fuse board.

■ Removing the power supply board (See Fig.19 to 21)

- Prior to performing the following procedure, remove the top cover and the front panel.
- 1. Remove the screw **O** fixing a bonding ground.
- 2. Remove the one nut attaching the headphone jack of the power supply board on the front side of the body.
- 3. Remove the front panel assembly, and the screw a ground.
- 4. Disconnect the card wire from connector CN402 on the power supply board.
- Remove the three screws P attaching the power supply board and pull out the power supply board from the front bracket backward.
- 6. Unsolder the three harnesses connected to the power supply board.







■ Removing the system control board / power switch board (See Fig.21 to 23)

- Prior to performing the following procedure, remove the top cover and the front panel assembly.
- 1. Pull out the volume knob on the front side of the front panel and remove the nut attaching the system control board.
- 2. Remove the two screws **Q** attaching the power switch board.
- 3. Remove the two screws **R** attaching the switch board.
- 4. Remove the cords from the three hooks a.
- 5. Remove the eight screws **S** attaching the system control board on the back of the front panel.
- On the back of the front panel, release the four joints by pushing the joint tabs inward. Remove the operation switch panel toward the front.
- 7. Disconnect the harness from connector CN420 and CN422 on the system control board.
- 8. Release the two hooks **b** attaching the system control board.




Fig.21




Fig.22





Fig.23



■ Matters that require attention during replacement of IC400

- In case where there is a resistance array:
 Both onetime IC and mask IC can be used
- In case where there is no resistance array: Only mask IC can be used

Adjustment method

■ Tuner section

1.Tuner range

FM 87.5MHz~108.0MHz AM(MW) 531kHz~1710kHz

■ Power amplifier section

Adjustment of idling current

Measurement location B2204-B2205(Lch), B2213-2214(Rch)

Adjustment part VR787(Lch), VR788(Rch)

Attention


This adjustment does not obtain a correct adjustment value immediately after the amplifier is used (state that an internal temperature has risen).

Please adjust immediately after using the amplifier after turning off the power supply of the amplifier and falling an internal temperature.

<Adjustment method>

- 1.Set the volume control to minimum during this adjustment.(No signal & No load)
- 2.Set the surround mode OFF.
- 2.Turn VR787 and VR788 fully counterclockwise to warm up before adjustment.

 If the heat sink is already warm from previous use the correct adjustment can not be made.
- 3.For L-ch,connect a DC voltmeter between B2204 and B2205 (Lch) And,connect it between B2213 and B2214(Rch).
- 4.30 minutes later after power on, adjust VR787 for L-ch, or VR788 for R-ch so that the DC voltmeter value has 1mV~10mV.
- * It is not abnormal though the idling current might not become 0mA even if it is finished to turn variable resistance (VR787,VR788) in the direction of counterclockwise.



Self-diagnose function

1. Detection of abnormal power supply and voltage

- When the power is turned ON, if an abnormality is detected during the signal input at the A/D port (IC901, pin 2-5, 7) for one second continuously, the status will become STANDBY mode immediately.
- When the power is turned ON again, detection of abnormal power supply and voltage will not be carried out during the first 4 seconds.
- Given below is a list of threshold values at the detection of abnormalities.

	At abnormal state (Low voltage)	At normal state	At abnormal state (High voltage)
Pin 2	Analog value	Analog value	Analog value
Micro-computer+5V	0 - 2.2V	2.2 - 2.8V	2.8 - 5.0V
Pin 3	Analog value	Analog value	Analog value
Digital+5V	0 - 2.2V	2.2 - 2.8V	2.8 - 5.0V
Pin 4	Analog value	Analog value	Analog value
Analog+5V	0 - 2.2V	2.2 - 2.8V	2.8 - 5.0V
Pin 5	Analog value	Analog value	Analog value
+12V	0 - 2.2V	2.2 - 2.8V	2.8 - 5.0V
Pin 7	Analog value	Analog value	Analog value
Tuner+9V	0 - 2.2V	2.2 - 2.8V	2.8 - 5.0V

2. Initial setting on ship

• To gain the initial setting on ship, put the power plug in the socket while pressing DOWN key and UP key together simultaneously, then turn the power ON.

3. Test mode

- To enter the test mode, put the power plug in the socket while pressing EFFECT key and UP key together simultaneously, then turn the power ON.
- · Workings of test mode:
- ① All FLs are turned ON for 3 seconds. (the FLs, which are divided in two groups, are turned ON alternatively)
- ② A Faster volume UP/DOWN operation can be achieved with the remote controller.
- When the power is turned OFF, the test mode will be released.
- The FL display returns to normal after the three seconds. Then the STANDBY LED is turned ON (flashing ON and OFF for each one second) to show the present status being a test mode.

4. Self-diagnose

• To enter the self-diagnose mode, put the power plug in the socket while pressing SETTING key and UP key together simultaneously, then turn the power ON. With the UP/DOWN key operation, DSP microcomputer, ROM No.of system microcomputer as well as working status of DSP can be displayed for five seconds. While the working status is being displayed, the followings items can be switched with the UP/DOWN key operation.

VERSION of system microcomputer → Local microcomputer CH0 → Local microcomputer CH01 → Local microcomputer CH2 → Local microcomputer CH3 → Local microcomputer CH4

- When the power is turned OFF, the self-diagnose mode will be released.
- $\mbox{\ensuremath{\bullet}}$ During the self-diagnose mode, the STANDBY LED is turned ON .

(flashing ON for one second then OFF for three seconds)

• FL transient display will be carried out as follows. When the transient display is not carried out, normal display/workings are carried out.

		Upper 1 2 3 4 5 digits
		Lower 1 2 3 4 5 6 7 8 9 10 digits
FL Display	/	
S 0 0 1 1 2000120900	Information on VERSION Example : VER1.1 200	of system microcomputer (IC901) 0/12/9
D 0 0	Display of communication	information on DSP microcomputer (IC581)
D 0 1	Display of communication	information on DIR AK4112A (IC551)
↓ D 0 2 □ □ □ □ □ □ □ □ □ □ □	Display of communication	information on DSP XCA56367 (IC501)
D 0 3	Display of communication	information on CODEC AK4527 (IC571)
D 0 4 1 1 2 0 0 0 1 2 0 9 0 0	Information on VERSION	of DSP microcomputer (IC581)

Example: VER1.1 2000/12/9


Description of major ICs

■ AK4112A (IC551): 96kHz 24bit DIR

1. Pin Layout

CM0/CDTO DVDD 27 CM1/CDTI DVSS Дз 26 OCKS1/CCLK TVDD 25 OCKS0/CSN V/TX 24 MCKO1 XTI XTO 23 MCKO2 22 DAUX PDN Top ВІСК 21 R AVDD 20 SDTO LRCK **AVSS** 19 11 18 ERF RX1 RX2/DEF0 12 FS96 17 P/SN RX3/DEF1 13 16 15 AUTO RX4/DEF2

2. Block diagram




3. Pin Function

No.	Pin Name	I/O	Function	
1	DVDD	_	Digital Power Supply Pin, 3.3V	
2	DVSS	_	Digital Ground Pin	
3	TVDD	-	Input Buffer Power Supply Pin, 3.3V or 5V	
4	٧	0	Validity Flag Output Pin in parallel mode	
	TX	0	Transmit channel (through data)	
			Output Pin in serial mode	
5	XTI	ı	X'tal Input Pin	
6	XTO	0	X'tal Output Pin	
7	PDN	ı	Power-down mode Pin	
			When "L", the AK4112A is powerd-down and reset.	
8	R	-	External resister pin	
			18Kohm +/-1% resistor to AVSS externally.	
9	AVDD	-	Analog Power Supply Pin	
10	AVSS	ı	Analog Ground pin	
11	RX1	- 1	Receiver Channel 1	
			This channel is selected in parallel mode	
			or default of serial mode.	
12	DIF0	ı	Audio Data Interface format 0 Pin in parallel mode	
	RX2	Ī	Receiver Channel 2 in serial mode	
13	DIF1	-	I Audio Data Interface format 1 Pin in parallel mode	
	RX3	ı	I Receiver Channel 3 in serial mode	
14	DIF2	ı	Audio Data Interface format 2 Pin in parallel mode	
	RX4	Ī	Receiver Channel 4 in serial mode	
15	AUTO	0	Non-PCM Detect Pin	
			"L": No detect, "H": Detect	


No.	Pin Name	I/O	Function	
16	P/S	ı	Palrallel/Serial Select Pin	
			"L": Serial mode, "H": Parallel mode	
17	FS96	0	96kHz sampling detect pin	
			(RX mode) : "H" : fs=88.2kHz or more,	
			"L" fs=54kHz or less.	
			(X'tal mode) "L" : XFS96=1, "L" : XFS96=0.	
18	ERF	0	Unlock & Parity Error Output Pin	
			"L": No error, "H": Error	
19	LRCK	I/O	Output Channel Clock Pin	
20	SDTO	0	Audio Serial Data Output Pin	
21	BICK	I/O	Audio Serial Data Clock Pin	
22	DAUX	- 1	Auxiliary audio data input pin	
23	MCKO2	0	Master Clock #2 Output Pin	
24	MCKO1	0	Master Clock #1 Output Pin	
25	OCKS0	1	Output Clock Select 0 Pin in parallel mode	
	CSN	_	Chip Select Pin in serial mode	
26	OCKS1	I	Output Clock Select 1 Pin in parallel mode	
	CCLK	ı	Control Data Clock Pin in serial mode	
27	CM1	ı	Master Clock Operation Mode Pin in parallel mode	
	CDTI	_	Control Date Input Pin in serial mode	
28	CM0	ı	Master Clock Source select Pin in parallel mode	
	CDTO	0	Control Date Output Pin in serial mode	

Note: All input pins except internal pull-down pins should not be left floating.

■ AK4527B (IC571) : A/D,D/A converter



2.Block diagram



Block Diagram (DIR and AC-3) DSP are external parts)

3. Pin function (1/2)


No. Pin name I/O Function	0.1 111 101	1011011 (1/2)		AR4527(1/2)		
"L": Internal ADC output, "H": DAUX input ORed with serial control register if P/S="L".	No.	Pin name	I/O	Function		
Core	1	SDOS	ı	SDTO Source select pin		
CKS				"L": Internal ADC output, "H": DAUX input		
"L": MCLK, "H": MCLK/2. ORed with serial control register if P/S="L". 3 MIS				ORed with serial control register if P/S="L".		
Section	2	OCKS	I	MCKO Clock frequency select pin		
Section				"L": MCLK, "H": MCLK/2. ORed with serial control register if P/S= "L".		
BICK	3	MIS	1	-		
S						
6 SDT11	4	BICK	ı	Audio serial data clock pin		
7 SDTI2 1 DAC2 Audio serial data input pin 9 SDTO O Audio serial data input pin 10 DAUX 1 AUX Audio serial data input pin 11 DFS 1 Double speed sampling mode pin "L": Normal speed, "H": Double speed, the ADC is powered down. ORed with serial control register if P/S="L". 12 DEM1 1 De-emphasis pin ORed with serial control register if P/S="L" 13 DEM0 1 De-emphasis Pin ORed with serial control register if P/S="L" 14 MCK0 0 Master clock output pin ORed with serial control register if P/S="L" 15 DVDD - Digital power supply pin ORed with serial control register if P/S="L" 16 DVSS - Digital ground pin When "L", the AK4527 is powered-down and the control registers are reset to default state. If the state of CAD0-1 changes, then the AK4527 must be reset by PDN. 18 XTS I X'tal oscillator selected "L": External clock source selected "L": External clock source selected "L": External clock source selected Inn Used during the serial control mode. 20 ICKS0 I Input clock select 1 pin Used during the serial control mode. 21 CAD0 I <td>5</td> <td>LRCK</td> <td>I/O</td> <td>Input/Output channel clock pin</td>	5	LRCK	I/O	Input/Output channel clock pin		
SDT13	6	SDTI1	ı	DAC1 Audio serial data input pin		
8 SDTI3	7	SDTI2	ı	DAC2 Audio serial data input pin		
9 SDTO O Audio serial data output pin 10 DAUX I AUX Audio serial data input pin 11 DFS I Double speed sampling mode pin "L": Normal speed, "H": Double speed, the ADC is powered down. ORed with serial control register if P/S="L". 12 DEM1 I De-emphasis pin ORed with serial control register if P/S="L". 13 DEM0 I De-emphasis pin ORed with serial control register if P/S="L". 14 MCKO O Master clock output pin 15 DVDD - Digital power supply pin 16 DVSS - Digital ground pin 17 PD I Power-down & Reset pin When "L"; the AK4527 is powered-down and the control registers are reset to default state. If the state of CAD0-1 changes, then the AK4527 must be reset by PDN. 18 XTS I X'tal oscillator Select/Test mode pin "H": X'tal Oscillator selected "L": External clock source selected "L": External clock source selected 19 ICKS1 I Input clock select 1 pin 20 ICKS0 I Input clock select 0 pin 21 CAD1 I Chip address pin Used during the serial control mode. 22 CAD0 I Chip address pin Used during the serial control mode. 23 LOUT3 O Lch #3 analog output pin 24 ROUT3 O Rch #3 analog output pin 25 LOUT2 O Lch #2 analog output pin 26 ROUT2 O Rch #3 analog output pin 27 LOUT1 O Lch #2 analog output pin 28 ROUT1 O Rch #1 analog output pin 30 LIN+ I Lch analog positive Input Pin 31 RIN- I Rch analog negative Input Pin	8	<u> </u>	ı			
10 DAUX I DAUX I DOUBLE Speed sampling mode pin "L": Normal speed, "H": Double speed, the ADC is powered down. ORed with serial control register if P/S="L". 12 DEM1 I De-emphasis pin ORed with serial control register if P/S="L". 13 DEM0 I De-emphasis Pin ORed with serial control register if P/S="L". 14 MCKO O Master clock output pin ORed with serial control register if P/S="L". 15 DVDD - Digital power supply pin Digital power supply pin Ored with serial control register if P/S="L". 16 DVSS - Digital ground pin When "L", the AK4527 is powered-down and the control registers are reset to default state. If the state of CAD0-1 changes, then the AK4527 must be reset by PDN. 18 XTS I X'tal oscillator Select/Test mode pin "H": X'tal Oscillator Select/Test mode pin "H": X'tal Oscillator Select/Test mode pin "L": External clock source selected "L": External clock source selected "L": CAD1 I Chip address pin Used during the serial control mode. 20 ICKS0 I Input clock select 0 pin Used during the serial control mode. 21 CAD1 I Chip address pin Used during the serial control mode. 22 CAD0 I Chip address pin Used during the serial control mode. 23 LOUT3 O Lch #3 analog output pin Used RoUT2 O Rch #3 analog output pin ORch #3 analog output pin ORch #3 analog output pin ORch #4 analog output pin ORch #4 analog output pin ORch #1			0			
Description	10					
"L": Normal speed, "H": Double speed, the ADC is powered down. ORed with serial control register if P/S="L". DEM1 I De-emphasis pin ORed with serial control register if P/S="L" DEM0 I De-emphasis Pin ORed with serial control register if P/S="L" MCKO O Master clock output pin DVDD - Digital power supply pin DVSS - Digital ground pin PD I Power-down & Reset pin When "L", the AK4527 is powered-down and the control registers are reset to default state. If the state of CAD0-1 changes, then the AK4527 must be reset by PDN. XTS I X'tal oscillator Select/Test mode pin "H": X'tal Oscillator selected "L": External clock source selected "L": External clock source selected I Input clock select 1 pin CAD1 I Chip address pin Used during the serial control mode. CAD0 I Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD2 O Chip address pin Used during the serial control mode. CAD3 O Chip address pin Used during the serial control mode. CAD4 ROUT3 O Chip address pin Used during the serial control mode. CAD5 O Chip address pin Used during the serial control mode. CAD6 O Chip address pin Used during the serial control mode. CAD7 O Chip address pin Used during the serial control mode. CAD8 O Chip address pin Used during the serial control mode. CAD9 O Chip address pin Used during the serial control mode. CAD9 O Chip address pin Used during the serial control mode. CAD9 O Chip address pin Used during the serial control mode. CAD9 O Chip address pin Used during the serial control mode. CAD9 O Chip address pin Used during the serial control mode. CAD9 O Chip address pin Used during the serial control mode. CAD9 O Chip address pin Used during the serial control mode. CAD9 O Chip address pin Used during				' '		
DEM1 I De-emphasis pin ORed with serial control register if P/S="L" DEM0 I De-emphasis Pin ORed with serial control register if P/S="L" MCKO O Master clock output pin DVS - Digital power supply pin DVS - Digital ground pin When "L", the AK4527 is powered-down and the control register are reset to default state. If the state of CAD0-1 changes, then the AK4527 must be reset by PDN. XTS I Xtal oscillator selected "L": External clock source selected "L": External clock source selected "L": External clock select 1 pin CAD1 I Input clock select 1 pin Used during the serial control mode. CAD0 I Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD2 CAD0 I Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin						
DEM1						
ORed with serial control register if P/S="L" DEMO I De-emphasis Pin ORed with serial control register if P/S="L" MCKO O Master clock output pin DVDD - Digital power supply pin DVSS - Digital ground pin PD I Power-down & Reset pin When "L", the AK4527 is powered-down and the control registers are reset to default state. If the state of CAD0-1 changes, then the AK4527 must be reset by PDN. Xtal oscillator Select/Test mode pin "H": Xtal Oscillator selected "L": External clock source selected "L": External clock source selected "L" burden Select 1 pin Used during the serial control mode. CAD1 I Chip address pin Used during the serial control mode. CAD0 I Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD1 O Chip address pin Used during the serial control mode. CAD2 CAD3 O Ch #3 analog output pin CAD4 ROUT3 O Rch #3 analog output pin CAD5 CAD6 Chip address pin Used during the serial control mode. CAD7 CAD8 Chip address pin Used during the serial control mode. CAD8 Chip address pin Used during the serial control mode. CAD9 Chip address pin Used during the serial control mode. CAD9 Chip address pin Used during the serial control mode. CAD1 Chip address pin Used during the serial control mode. CAD1 Chip address pin Used during the serial control mode. CAD1 Chip address pin Used during the serial control mode. CAD1 Chip address pin Used during the serial control mode. CAD1 Chip address pin Used during the serial control mode. CAD1 Chip address pin Used during the serial control mode. CAD2 CAD3 Chip address pin Used during the serial control mode. CAD4 Chip address pin Used during the serial control mode. CAD5 Chip address pin Used during the Serial Control mode. CAD6 Chip address pin Used during the Serial Control mode. CAD7 Chip address pin U	12	DEM1	1			
DEMO				, ,		
ORed with serial control register if P/S="L" MCKO O Master clock output pin	13	DEMO	1			
14 MCKO O Master clock output pin 15 DVDD - Digital power supply pin 16 DVSS - Digital ground pin 17 PD I Power-down & Reset pin When "L", the AK4527 is powered-down and the control registers are reset to default state. If the state of CAD0-1 changes, then the AK4527 must be reset by PDN. 18 XTS I X'tal oscillator Select/Test mode pin "H": X'tal Oscillator selected "L": External clock source selected "L": External clock source selected 19 ICKS1 I Input clock select 1 pin 20 ICKS0 I Input clock select 0 pin 21 CAD1 I Chip address pin Used during the serial control mode. 22 CAD0 I Chip address pin Used during the serial control mode. 23 LOUT3 O Lch #3 analog output pin 24 ROUT3 O Rch #3 analog output pin 25 LOUT2 O Lch #2 analog output pin 26 ROUT2 O Rch #2 analog output pin 27 LOUT1 O Lch #2 analog output pin 28 ROUT1 O Rch #1 analog output pin 29 LIN- I Lch analog positive Input Pin 30 LIN+ I Lch analog positive Input Pin 31 RIN- I Rch analog negative Input Pin		22.0.0				
DVDD Digital power supply pin	14	MCKO	0			
DVSS Digital ground pin				· ·		
17 PD I Power-down & Reset pin When "L", the AK4527 is powered-down and the control registers are reset to default state. If the state of CAD0-1 changes, then the AK4527 must be reset by PDN. 18 XTS I X'tal oscillator Select/Test mode pin "H": X'tal Oscillator selected "L": External clock source selected "L": External clock source selected 19 ICKS1 I Input clock select 1 pin 20 ICKS0 I Input clock select 0 pin 21 CAD1 I Chip address pin Used during the serial control mode. 22 CAD0 I Chip address pin Used during the serial control mode. 23 LOUT3 O Lch #3 analog output pin 24 ROUT3 O Rch #3 analog output pin 25 LOUT2 O Lch #2 analog output pin 26 ROUT2 O Rch #2 analog output pin 27 LOUT1 O Lch #2 analog output pin 28 ROUT1 O Rch #1 analog output pin 29 LIN- 1 Lch analog negative Input Pin 30 LIN+ 1 Lch analog negative Input Pin 31 RIN- 1 Rch analog negative Input Pin				<u> </u>		
When "L", the AK4527 is powered-down and the control registers are reset to default state. If the state of CAD0-1 changes, then the AK4527 must be reset by PDN. 18 XTS X'tal oscillator Select/Test mode pin	-					
to default state. If the state of CAD0-1 changes, then the AK4527 must be reset by PDN. 18 XTS X'tal oscillator Select/Test mode pin	''		'	•		
must be reset by PDN. 18						
18 XTS X'tal oscillator Select/Test mode pin						
"H": X'tal Oscillator selected "L": External clock source selected 19 ICKS1 Input clock select 1 pin 20 ICKS0 Input clock select 0 pin 21 CAD1 Chip address pin	10	VTC		·		
"L": External clock source selected 19 ICKS1 Input clock select 1 pin 20 ICKS0 Input clock select 0 pin 21 CAD1 Chip address pin Used during the serial control mode. 22 CAD0 Chip address pin Used during the serial control mode. 23 LOUT3 Chip address pin Used during the serial control mode. 24 ROUT3 Chip address pin Used during the serial control mode. 25 LOUT2 Chip address pin Used during the serial control mode. 26 ROUT3 Chip address pin Used during the serial control mode. 27 LOUT1 Chip address pin Used during the serial control mode. 28 ROUT2 Chip address pin Used during the serial control mode. 29 LOUT3 Chip address pin Used during the serial control mode. 20 Lout #3 analog output pin 21 Lout #2 analog output pin 22 LOUT1 Chip analog output pin 23 LOUT1 Chip analog output pin 24 ROUT1 Chip analog output pin 25 LOUT1 Chip analog output pin 26 ROUT1 Chip analog output pin 27 LOUT1 Chip analog output pin 28 ROUT1 Chip analog output pin 29 LIN- Lip analog output Pin 30 LIN+ Lip analog negative Input Pin 31 RIN- Rich analog negative Input Pin	10	X13	'	·		
19 ICKS1 Input clock select 1 pin 20 ICKS0 Input clock select 0 pin 21 CAD1 Chip address pin Used during the serial control mode. 22 CAD0 I Chip address pin Used during the serial control mode. 23 LOUT3 O Lch #3 analog output pin 24 ROUT3 O Rch #3 analog output pin 25 LOUT2 O Lch #2 analog output pin 26 ROUT2 O Rch #2 analog output pin 27 LOUT1 O Lch #2 analog output pin 28 ROUT1 O Rch #1 analog output pin 29 LIN- I Lch analog negative Input Pin 30 LIN+ I Rch analog negative Input Pin 31 RIN- I Rch analog negative Input Pin						
20 ICKS0 I Input clock select 0 pin 21 CAD1 I Chip address pin Used during the serial control mode. 22 CAD0 I Chip address pin Used during the serial control mode. 23 LOUT3 O Lch #3 analog output pin 24 ROUT3 O Rch #3 analog output pin 25 LOUT2 O Lch #2 analog output pin 26 ROUT2 O Rch #2 analog output pin 27 LOUT1 O Lch #2 analog output pin 28 ROUT1 O Rch #1 analog output pin 29 LIN- 30 LIN+ I Lch analog positive Input Pin 31 RIN- I Rch analog negative Input Pin	10	ICK61				
21 CAD1 I Chip address pin Used during the serial control mode. 22 CAD0 I Chip address pin Used during the serial control mode. 23 LOUT3 O Lch #3 analog output pin 24 ROUT3 O Rch #3 analog output pin 25 LOUT2 O Lch #2 analog output pin 26 ROUT2 O Rch #2 analog output pin 27 LOUT1 O Lch #2 analog output pin 28 ROUT1 O Rch #1 analog output pin 29 LIN- I Lch analog negative Input Pin 30 LIN+ I Rch analog negative Input Pin	———			·		
Used during the serial control mode. CADO I Chip address pin Used during the serial control mode. Lours O Lours O Robert #3 analog output pin Lours O Lours O Lours O Robert #3 analog output pin Lours O Robert #2 analog output pin ROUTS O Robert #3 analog output pin Lours CHANCE #4 analog output pin ROUTS CHANCE #4 analog output pin Lours CHANCE #4 analog output pin Robert #4 analog output pin Lours CHANCE #4 analog output pin Robert #4 analog output Pin Robert #4 analog positive Input Pin Robert #4 analog negative Input Pin				·		
22 CADO I Chip address pin Used during the serial control mode. 23 LOUT3 O Lch #3 analog output pin 24 ROUT3 O Rch #3 analog output pin 25 LOUT2 O Lch #2 analog output pin 26 ROUT2 O Rch #2 analog output pin 27 LOUT1 O Lch #2 analog output pin 28 ROUT1 O Rch #1 analog output pin 29 LIN- I Lch analog negative Input Pin 30 LIN+ I Rch analog negative Input Pin 31 RIN- I Rch analog negative Input Pin	41	CADI	'	· · · · · ·		
Used during the serial control mode. 23 LOUT3 O Lch #3 analog output pin 24 ROUT3 O Rch #3 analog output pin 25 LOUT2 O Lch #2 analog output pin 26 ROUT2 O Rch #2 analog output pin 27 LOUT1 O Lch #2 analog output pin 28 ROUT1 O Rch #1 analog output pin 29 LIN- I Lch analog negative Input Pin 30 LIN+ I Lch analog negative Input Pin 31 RIN- I Rch analog negative Input Pin	22	CADO	1			
23 LOUT3 O Lch #3 analog output pin 24 ROUT3 O Rch #3 analog output pin 25 LOUT2 O Lch #2 analog output pin 26 ROUT2 O Rch #2 analog output pin 27 LOUT1 O Lch #2 analog output pin 28 ROUT1 O Rch #1 analog output pin 29 LIN- I Lch analog negative Input Pin 30 LIN+ I Lch analog negative Input Pin 31 RIN- I Rch analog negative Input Pin	~~	CADO		'		
24 ROUT3 O Rch #3 analog output pin 25 LOUT2 O Lch #2 analog output pin 26 ROUT2 O Rch #2 analog output pin 27 LOUT1 O Lch #2 analog output pin 28 ROUT1 O Rch #1 analog output pin 29 LIN- I Lch analog negative Input Pin 30 LIN+ I Lch analog positive Input Pin 31 RIN- I Rch analog negative Input Pin	22	LOUTS	_	Ţ.		
25 LOUT2 O Lch #2 analog output pin 26 ROUT2 O Rch #2 analog output pin 27 LOUT1 O Lch #2 analog output pin 28 ROUT1 O Rch #1 analog output pin 29 LIN- I Lch analog negative Input Pin 30 LIN+ I Lch analog positive Input Pin 31 RIN- I Rch analog negative Input Pin						
26 ROUT2 O Rch #2 analog output pin 27 LOUT1 O Lch #2 analog output pin 28 ROUT1 O Rch #1 analog output pin 29 LIN- I Lch analog negative Input Pin 30 LIN+ I Lch analog positive Input Pin 31 RIN- I Rch analog negative Input Pin				• , ,		
27 LOUT1 O Lch #2 analog output pin 28 ROUT1 O Rch #1 analog output pin 29 LIN- I Lch analog negative Input Pin 30 LIN+ I Lch analog positive Input Pin 31 RIN- I Rch analog negative Input Pin						
28 ROUT1 O Rch #1 analog output pin 29 LIN- I Lch analog negative Input Pin 30 LIN+ I Lch analog positive Input Pin 31 RIN- I Rch analog negative Input Pin			-	- ' '		
29 LIN- I Lch analog negative Input Pin 30 LIN+ I Lch analog positive Input Pin 31 RIN- I Rch analog negative Input Pin				· · ·		
30 LIN+ I Lch analog positive Input Pin 31 RIN- I Rch analog negative Input Pin				<u> </u>		
31 RIN- I Rch analog negative Input Pin	—	<u> </u>		, ,		
y y '						
32 HIN+ Hori analog positive input Pin	<u> </u>			3 3 1		
	32	KIN+	ı	non analog positive input Pin		

3.Pin function (2/2)


AK4527(2/2)

No.	Pin Name	I/O	Function		
33	DZF2	0	Zero Input detection pin, 2PIN		
34	VCOM	0	Common voltage output pin,AVDD/2		
			Large external capacitor around 2.2uF is used to reduce power-supply noise		
35	VREFH	I	Positive voltage reference input pin,AVDD		
36	AVDD	ı	Analog power supply pin		
37	AVSS	ı	Analog ground pin		
38	XTI		X'tal input pin		
39	XTO	0	X'tal output pin if XTS="H"		
	MCKI	Ι	External master clock input pin if XTS="L"		
40	P/S	I	Parallel/Serial select pin		
			"L" : Serial control mode, "H" : Parallel control mode		
41	DIF0	I	Audio data interface format pin in parallel mode		
	ĊS		Chip select pin in serial mode		
42	DIF1		Audio data interface format pin in parallel mode		
	CCLK	I	Control data clock pin in serial mode		
43	LOOP0	I	Loop back mode pin in parallel mode		
L			Enables digital loop-back from ADC to 3 DACs.		
	CDTI	I	Control data input pin in serial mode		
44	LOOP1	I	Loop back mode pin in parallel mode		
			Enable all 3 DAC channels to be input from SDTII.		
	CDTO	0	Control data output pin in serial mode		

■ BA15218F (IC303, IC304, IC372, IC385, IC386, IC521, IC522, IC523, IC524, IC525, IC526, IC527, IC528, IC529): Op amp.




■ BA7625 (IC201, IC242) : Video selector



Α	В	Ε	MONITOR OUT
L	L	*	IN1
Н	Г	*	IN2
L	Ι	*	IN3
Н	I	L	IN4
Н	Ι	Η	IN5
С	D	Ε	VOUT1
L	L	*	==
Н	L	*	IN2
L	Н	*	IN3
Н	Н	L	IN4
Н	Ι	Ι	IN5
С	D	Е	VOUT2
L	L	*	IN1
Н	L	*	==
L	Н	*	IN3
Н	Н	L	IN4
Н	Н	Н	IN5


■ BA7626 (IC241) : Video selector



Α	В	E	MONITOR OUT
L	L	*	IN1
Η	L	*	IN2
L	Н	*	IN3
Н	Н	L	IN4
H	Н	Ι	IN5
С	D	E	VOUT1
L	L	*	
Н	L	*	IN2
L	Н	*	IN3
Н	Н	L	IN4
Н	Н	Н	IN5
С	D	E	VOUT2
L	L	*	IN1
Н	L	*	
L	Н	*	IN3
Н	Н	L	IN4
Н	Н	Н	IN5

■BU2092(IC402) : Port expander

1.Terminal Layout




2.Pin Function


Pin No.	Symbol	I/O	Function
1	Vss	-	Connect to GND
2	DATA	I	Serial Data input
3	CLOCK	I	Shift Clock of Data
4	LCK	ı	Latch Clock of Data
5~16	Q0~Q11	0	Parallel Data Output Latch Data L H OUTPUT ON OFF
17	OE	I	Output Enable
18	Vdd	-	Power Supply

■ MB90088 (IC203) : On screen display controller

1.Terminal Layout



2.Block Diagram




3.Functions


pin no	Symbol	I/O	Function
1	YIN	Ι	Lux signal Input terminal for Superinpause indication
2	VIN	Ι	Composite video signal input terminal for Superinpause indication
3	CIN	1	Contrast signal input terminal for Superinpause indication
4	AVcc	-	Analog power supply terminal
5	IOUT	0	Color (Lux) signal output terminal
6	VOC	0	Character output terminal
7	Vcc	-	Power supply terminal
8	EXS	1	Clock generater outside circuit terminal for color burst
9	XS	0	
10	HSYNC	0	Horizontal signal output terminal
11	VSYNC	0	Vertical signal output terminal
12	EXHSY N	1	EXT horizontal signal input terminal
13	EXVSYN	1	EXT vertical signal input terminal
14	Vss	-	GND
15	EXD	1	Dot clock generater outside circuit signal terminal for indication
16	XD	0	
17	VOB	0	Character & background signal output terminal
18	GOUT	0	Color signal (Green, Red, Blue)
19	ROUT		
20	BOUT		
21	TEST	1	Test signal input terminal
22	SCLK	1	Shift clock input terminal for serial transmission
23	SIN	Ι	Serial data input terminal
24	CS	I	Chip select terminal
25	COUT	0	Contrast signal output terminal
26	VOUT	0	Composite video signal output terminal
27	YOUT	0	Lux signal output terminal
28	AVss	-	Analog GND terminal

■ NJM4580D (IC301): LPF, Mic and h.phone amp.


1.Terminal layout



2.Block diagram



■ NJU7241F33(IC411) : Voltage regulator




■ PCM2702E-X (IC410) : Digital/ Analog converter

1.Pin layout

1 XTI хто 28 2 VDDC VccP 27 3 DGNDC AGNDP 26 4 VDD VccL 5 DGND AGNDL 6 D+ VoutL 7 D-Vcc 8 VBUS Vсом 9 DGND AGND 10 PLYBCK VoutR 19 11 SSPND AGNDR 18 12 ZERO VccR 17 13 TEST3 TEST0 16 14 TEST2 TEST1 15

2. Block diagram



3.Pin function


PIN	Symbol	I/O	Function	
1	XTI	IN	Crystal Oscillator Input.	(1)
2	VDDC	-	Digital Power Supply for Clock Generator, +3.3V.	
3	DGNDC	-	Digital Ground for Clock Generator.	
4	VDD	-	Digital Power Supply, +3.3V.	
5	DGND		Digital Ground.	
6	D+	I/O	USB Differential Input/Output Plus.	
7	D-	I/O	USB Differential Input/Output Minus.	
8	VBUS	IN	USB Bus Power (This pin NEVER consumes the USB bus power).	(2)
9	DGNDU	-	Digital Ground for USB Transceiver.	
10	PLYBCK	OUT	Playback flag, active LOW. (LOW: playback, HIGH: idle).	
11	SSPND	OUT	Suspend flag, active LOW. (LOW: suspend, HIGH: operational).	
12	ZERO	OUT	Zero flag, (LOW: Normal, HIGH: ZERO).	
13	TEST3	IN	Test pin 3. Connect to digital ground.	(2)
14	TEST2	IN	Test pin 2. Connect to digital ground.	(2)
15	TEST1	IN	Test pin 1. Connect to digital ground.	(2)
16	TEST0	IN	Test pin 0. Connect to digital ground.	(2)
17	VccR	1	Analog Supply for R-channel, +5V.	
18	AGNDR	-	Analog Ground for R-channel.	
19	VoutR	OUT	Analog Output for R-channel.	
20	AGND	1	Analog Ground.	
21	Vсом	-	Common for DAC.	
22	Vcc	-	Analog Supply, +5V.	
23	VoutL	OUT	Analog output for L-channel.	
24	AGNDL	-	Analog Ground for L-channel.	
25	VccL		Analog Supply for L-channel, +5V.	
26	AGNDP	-	Analog Ground for PLL.	
27	VccP	-	Analog Supply for PLL, +5V.	
28	XTO	OUT	Crystal Oscillator Output.	


Note:

^{(1) 3.3}V tolerant.


⁽²⁾ Schmitt trigger input with internal pull-down, 5V tolerant.


■ TC9162AN (IC380) : Analog switch







■TC9163AF-X (IC371): Analog switch






■ TC9164AF-X (IC302): Analog switch






■ TC9459F (IC381, IC382, IC383) : Electronic volume control

1.Terminal layout




2. Block diagram




3.Pin function

Pin No.	Symbol	Function	Pin No.	Symbol	Function
1	VSS	Negative power supply pin	13	DATA	Data input pin
2	L-OUT	Volume output pin	14	STB	Strobe input pin
3	NC	No connection	15	NC	No connection
4	NC	No connection	16	CS2	Chip select input pin
5	L-LD1	Loudness tap output pin	17	NC	No connection
6	L-LD2	Loudness tap output pin	18	R-A-GND	Analog GND pin
7	L-A-GND	Analog GND pin	19	R-LD2	Loudness tap output pin
8	NC	No connection	20	R-LD1	Loudness tap output pin
9	CS1	Chip select input pin	21	R-IN	Volume input pin
10	NC	No connection	22	NC	No connection
11	NC	No connection	23	R-OUT	Volume output pin
12	CK	Clock input pin	24	VDD	Positive power supply pin


■MAX4018ESD (IC390) : Op amp.




■NJM2285V-W (IC202): 2-input 3-channel video switch



■ PQ3DZ53 (IC583) : Regulator IC



■TC74HC4053AF (IC388, IC389) : Multiplexe




CONTROL INPUTS			
INHIBIT	С	В	Α
L	L	L	K
L	L	L	Н
┙	L	Ι	K
L	L	I	I
L	Н	L	K
L	Н	L	Н
L	Н	Н	K
L	Н	Н	Н
Н	Χ	Χ	Х

X: Don't Care.


■W24L010AJ-12 (IC511) : CMOS static RAM

1. Pin layout






2. Block diagram



3. Pin function

SYMBOL	DESCRIPTION
A0 - A16	Address Input
I/O1 - I/O8	Data Input/Output
CS1, CS2	Chip Select Inputs
WE	Write Enable Input
ŌE	Output Enable Input
VDD	Power Supply
Vss	Ground
NC	No Connection

■ UPD784215AGC152 (IC581) : Unit CPU 1.Pin layout



2.Pin function

Pin No.	Symbol	I/O	Function
1~8	-	_	Non connect
9	VDD	_	Power supply terminal
10	X2	_	Connecting the crystal oscillator for system main clock
11	X1		Connecting the crystal oscillator for system main clock
12	VSS	<u> </u>	Connect to GND
13	XT2	_	Connecting the crystal oscillator for system sub clock
14	XT1		Connect VSS
15	RESET	† i	System reset signal input
16	AUTO	i	Output of DSP to general-purpose port
17	ERR	i	Output of DSP to general-purpose port
18	Fz96k	† i	Output of DSP to general-purpose port
19~22	P03~P06	i	Output of DSP to general-purpose port
23	AVDD	<u> </u>	Power supply terminal
24	AV REF0	_	Connect to GND
25~32	P10~P17	-	Connect to GND
33	AVSS	<u> </u>	Connect to GND
34,35		0	Non connect
34,35	P130, P131 AV REF1	-	Power supply terminal
37,38		0	Not use
	RX, TX		1111 1111
39	DODGOM	0	Non connect
40	DSPCOM		Communication port from IC901
41	DSPSTS	0	Status communication port to IC901
42	DSPCLK	!	Clock input from IC901
43	DSPRDY		Ready signal input from IC901
44		0	Non connect
45,46	MIDIO_IN/OUT	I/O	Interface I/O terminal with microcomputer
47	MICK	0	Interface I/O terminal with microcomputer of clock signal
48	HREQ	ı	HREQ
49	SS	0	System slave select
50,51		-	Non connect
52	DSP_RST	0	Reset signal output of DSP
53		-	Non connect
54	D_CS	0	Chip setselct output
55		-	Non connect
56	PD/ DIR	0	Reset signal output
57~63		-	Non connect
64,65	CDTI/CDTO	O/I	Interface I/O terminal with microcomputer
66	CCLK	0	Interface I/O terminal with microcomputer of clock signal
67	<u>CS</u>	0	CS
68~70		-	Non connect
71	PD	0	Reset signal output
72	GND	-	Connect to GND
73~75		-	Non connect
76	EQ	0	EQ
77	CTR TONE	0	CENTER TONE
78	3D	0	3D-Phonic
79,80		-	Non connect
81	VDD	-	Power supply
82,83	· -	-	Non connect
84	ANA_TT	0	Analog./T.TONE
85	LEF_MIX	Ö	Select 1
86	LEF_OUT	ō	Select 2
87	MIX_OUT	0	Select 3
88	S_MUTE	0	S.MUTE
89~93	O_IVIO I L	-	Non connect
94	TEST		Test terminal
95~100	1201	<u> </u>	Non connect
00 100			THOSE CONTINUES.

< MEMO >



PERSONAL & MOBILE NETWORK BUSINESS UNIT. 10-1,1chome,Ohwatari-machi,Maebashi-city,371-8543,Japan

(No.21002) 200106(V)